

Can Formal Outsmart Synthesis: Improving Synthesis Quality of Results through Formal Methods

Eldon Nelson M.S. P.E.

Synopsys, Inc.





Outline

- What is Synthesis?
- What is Formal Coverage Analysis?
- Use Case
- Overview of our Example Design tinyalu
- Method
- Results
- Summary





VIRTUAL | MARCH 1-4, 2021

RTL and Gates

RTL







VIRTUAL | MARCH 1-4, 2021

RTL and Gates

RTL (SystemVerilog) Gates (Gate Level Netlist)





VIRTUAL | MARCH 1-4, 2021

RTL and Gates



RTL



module single cycle (A, B, op, clk, reset n, start, done, result); input [7:0] A; input [7:0] B; input [2:0] op; output [15:0] result; input clk, reset n, start; output done; wire N67, n56, n57, n58, n59, n60, n61, n62, n63, n64, n1, n2, n3, n4, n5, n6, n7, n8, n9, n10, n11, n12, n13, n14, n15, n16, n17, n18, n19, n20, n21, n22, n23, n24, n25, n26, n27, n28, n29, n30, n31, n32, n33, n34, n35, n36, n37, n38, n39, n40, n41, n42, n43, n44, n45, n46, n47, n48, n49, n50, n51, n52, n53, n54, n55, n65, n66, n67, n68, n69, n70, n71, n72, n73, n74, n75, n76, n77, n78, n79, n80, n81, n82, n83, n84, n85, n86, n87, n88, n89, n90, n91, n92, n93, n94, n95, n96, n97, n98, n99, n100; FD1 result reg 8 (.D(n64), .CP(clk), .Q(result[8]), .QN(n100)); FD1 result reg 7 (.D(n63), .CP(clk), .Q(result[7])); FD1 result reg 6 (.D(n62), .CP(clk), .Q(result[6])); FD1 result reg 5 (.D(n61), .CP(clk), .Q(result[5])); FD1 result reg 4 (.D(n60), .CP(clk), .Q(result[4])); FD1 result reg 3 (.D(n59), .CP(clk), .Q(result[3])); FD1 result reg 2 (.D(n58), .CP(clk), .Q(result[2])); FD1 result req 1 (.D(n57), .CP(clk), .Q(result[1]));





VIRTUAL | MARCH 1-4, 2021

What is Synthesis



Gates

module single cycle ([7:0] A, input [7:0] B, input input [2:0] op, clk, input input reset n, input start, output logic done, output logic [15:0] result); always @(posedge clk) begin if (!reset n) begin result <= '0; end else begin case(op) OP ADD : result $\leq A + B$; OP AND : result <= A & B; OP XOR : result <= A ^ B; endcase // case (op) end end

RTL

module single cycle (A, B, op, clk, reset n, start, done, result); input [7:0] A; input [7:0] B; input [2:0] op; output [15:0] result; input clk, reset n, start; output done; wire N67, n56, n57, n58, n59, n60, n61, n62, n63, n64, n1, n2, n3, n4, n5, n6, n7, n8, n9, n10, n11, n12, n13, n14, n15, n16, n17, n18, n19, n20, n21, n22, n23, n24, n25, n26, n27, n28, n29, n30, n31, n32, n33, n34, n35, n36, n37, n38, n39, n40, n41, n42, n43, n44, n45, n46, n47, n48, n49, n50, n51, n52, n53, n54, n55, n65, n66, n67, n68, n69, n70, n71, n72, n73, n74, n75, n76, n77, n78, n79, n80, n81, n82, n83, n84, n85, n86, n87, n88, n89, n90, n91, n92, n93, n94, n95, n96, n97, n98, n99, n100; FD1 result reg 8 (.D(n64), .CP(clk), .Q(result[8]), .QN(n100)); FD1 result reg 7 (.D(n63), .CP(clk), .Q(result[7])); FD1 result reg 6 (.D(n62), .CP(clk), .Q(result[6])); FD1 result reg 5 (.D(n61), .CP(clk), .Q(result[5])); FD1 result reg 4 (.D(n60), .CP(clk), .Q(result[4])); FD1 result reg 3 (.D(n59), .CP(clk), .Q(result[3])); FD1 result reg 2 (.D(n58), .CP(clk), .Q(result[2])); FD1 result reg 1 (.D(n57), .CP(clk), .Q(result[1]));





VIRTUAL | MARCH 1-4, 2021

SYSTEMS INITIATIVE



module single cycle (A, B, op, clk, reset n, start, done, result); input [7:0] A; input [7:0] B; input [2:0] op; output [15:0] result; input clk, reset n, start; output done; N67, n56, n57, n58, n59, n60, n61, n62, n63, n64, n1, n2, n3, n4, n5, wire n6, n7, n8, n9, n10, n11, n12, n13, n14, n15, n16, n17, n18, n19, n20, n21, n22, n23, n24, n25, n26, n27, n28, n29, n30, n31, n32, n33, n34, n35, n36, n37, n38, n39, n40, n41, n42, n43, n44, n45, n46, n47, n48, n49, n50, n51, n52, n53, n54, n55, n65, n66, n67, n68, n69, n70, n71, n72, n73, n74, n75, n76, n77, n78, n79, n80, n81, n82, n83, n84, n85, n86, n87, n88, n89, n90, n91, n92, n93, n94, n95, n96, n97, n98, n99, n100; .D(n64), .CP(clk), .Q(result[8]), .QN(n100)); FD1 result reg 8 (FD1 result reg 7 (.D(n63), .CP(clk), .Q(result[7])); FD1 result req 6 .D(n62), .CP(clk), .Q(result[6])); FD1 result reg 5 (.D(n61), .CP(clk), .Q(result[5])); FD1 result reg 4 (.D(n60), .CP(clk), .Q(result[4])); FD1 result reg 3 (.D(n59), .CP(clk), .Q(result[3])); FD1 result reg 2 (.D(n58), .CP(clk), .Q(result[2])); FD1 result reg 1 (.D(n57), .CP(clk), .Q(result[1]));

What is Synthesis



Constant Propagation in Synthesis







Constant Propagation in Synthesis

Synthesis engines can do simple constant propagation such as:

set_logic_high and set_logic_zero

complex relationships in combinatorial or sequential logic is not supported



set_logic_high



Formal Coverage Analysis

- Doing Formal Coverage analysis on a design to see if each
 - Line / Toggle is reachable in the design with certain stimulus
- Can take into the advantage of the SystemVerilog "assume" statement
- "assume" statement can describe complicated stimulus behavior elegantly
- "assume" is not readable by Synthesis engines





Current RTL Customization Techniques

- `ifdef
- Parameters
- Generates

Problem

- Increasingly hard for designers to create parameterized designs with high efficiency using these techniques
- Optimizations not pursued for simplicity of code readability
- Side effects and inefficiencies of interacting Parameters and `ifdef





Parameter and Define Overload

- Combinations of parameters and `defines must all be considered
- Burden to validate and plan combinations of all parameters and all `define





Feature Cost

- How do we gauge how much a design feature costs?
 - what if we only give even numbers to the integer adder in the design?
 - what if we do not allow for two memory operations to certain address back to back?
 - how many gates could we save if if we removed an operand?





Why? Changing Requirements and Deep Optimizations

- Deep optimization of a design for a particular application is a value add reducing power and gate number (area)
- Requirements change that would require a design to add parameters or `ifdef to a completed design
- A request to reduce gate count
 - What features of a design contribute the most to gate count quantitively?



tinyalu (our example DUT)



Operand Table for tinyalu

Operand	Value	bit[2]	bit[1]	bit[0]
OP_NULL	3'h0	0	0	0
OP_MULT	3'h1	0	0	1
OP_AND	3'h2	0	1	0
OP_ADD	3'h3	0	1	1
OP_XOR	3'h4	1	0	0

Operand Table for tinyalu

Operand	Value	bit[2]	bit[1]	bit[0]
OP_NULL	3'h0	0	0	0
OP_MULT	3'h1	0	0	1
OP_AND	3'h2	0	1	0
OP_ADD	3'h3	0	1	1
OP_XOR	3'h4	1 Cons	0 Stant Propagation wi	th set_logic_high or sn't work here
		Con	set_logic_zero doe	



Remove OP_MULT



🖫 tenthousandfailures	/formal_synthesis	⊙ Unwatch → 1	र्द्ध Star 0 १९ Fork 0	
<> Code (!) Issues	î Pull requests] Projects 🛛 Wiki 🔃 S	Security 🖂 Insights 🚥	
^၉ ° main ◄	Go to file	Add file ▼	About හි	
tenthousandfailures ad	dd in external copy of repo	27 days ago 🕒 2	No description, website, or topics provided.	
pattern	add in external copy of repo	27 days ago	🛱 Readme	
📄 tinyalu	add in external copy of repo	27 days ago	GPL-3.0 License	
	Initial commit	27 days ago		
🗋 Makefile	add in external copy of repo	27 days ago	Releases	
B README.md	add in external copy of repo	27 days ago	No releases published Create a new release	
README.md		ß	Packages	
Can Formal Outsmart S	Synthesis: Improving Synthesis Quali	ty of Results through	No packages public	
Formal Methods			utailures/forma	_synthesis
These are the example	s for the pap	ub.com/tenthou	sandranurconer	
The examples are:	https.ngm			
			• SystemVerilog 41.7%	
pattern			 Tcl 33.3% Makefile 14.4% 	
			• Shell 10.6%	



Start Formal

> make tinyalu



"reachable"
hows in green reasons
nos of RIL
162 01 -
the reachable
e module is reaction
Sillion



CovSrc.1: tii	inyalu.mult	1	
<all></all>		/formal_synthesis/tinyalu/tinyalu.sv	
875	module three_cycle (
88	input [7:0] A,		
89	input [7:0] B,		
90	input [2:0] op,		
91	input clk,		
92	input reset_n,		
93	input start,		
94	output logic done,		
95	output logic [15:0] result		
96);		
97			
98	logic [7:0] a_int, b_int;		
99	logic [15:0] mult1, mult2;		
100	logic donel, done2,	done3;	
101			
102	always @ (posedge CIK)		
0 103	dependence liber		the Earmal analysis
0 104	done $\langle = 1^{+}b0 \rangle$		After running ronner con see that
0 105	dones $\langle = 1 b 0 \rangle$		Allor variances we call see the
0 107	donel $\leq = 1'b0;$	AUTL!	stimulus assumed and another
0 108	a int ≤ 10 :	VVI I I	summer reachaste
0 109	b int <= '0;	lind	115 (red) is no is is
0 110	mult1 <= '0;	IIIIe	
0 111	mult2 <= '0;		
0 112	result<= '0;		
113	end else begin		
0 ≥ 114	if (start) begin		
O 115	a_int <= A;		
O 116	b_int <= B;		
O 117	mult1 <= a_in	t * b_int;	
O 118	mult2 <= mult	1;	
O 119	result <= mult	2;	
O 120	done3 <= star	t & ! done;	
0 121	done2 <= done	3 & !done;	
0 122	donel <= done	2 & !done;	
0 123	aone <= done	1 a idone;	
124	end		
125	enu		
120	endmodule : three cycle		
128	chanoders . chice_ofers		
120			

CovSrc.1: tin	nyalu.mult						
<all></all>	¢ (4) (4)	a semant VC Forr	nal				
	modulo three gualo (Comment ve	RTL	logic [7:0]	a int, b int	;	
88	input [7:0] A	upreachable lines "		logic [15:0]	mult1. mult2	:	
89	input [7:0] B	Umeasing		logic	dono	, 1 dono2	donoz
90	input [2:0] o		14\	COGIC	uone	I, uonez,	uones,
91	input cl	the sy not	nult)				
92	input re	(see tinyalu.stille		always @(posed	ge clk)		
93	input st			if (!r	eset n) begin		
94	output logic do				done <= 1'h	٥.	
95	v.					o,	
97	,,				aones <= 1.p	0;	
98	<pre>logic [7:0] a_int, b_int;</pre>				done2 <= 1'b	0;	
99	logic [15:0] mult1, mult2;				donel <= 1'b	0:	
100	logic donel,	done2, done3;			a int <- '0'	- /	
101					$a_{\text{int}} = 0,$		
102	always @(posedge clk)				$D_{1}nt <= 0;$		
O 103	<u> </u>				mult1 <= '0;		
0 104	done $\langle = 1^{\circ}b0 \rangle$ done3 $\langle = 1^{\circ}b0 \rangle$				mult2 <= '0;		
0 106	done2 <= 1'b0;				result<= '0'		
0 107	done1 <= 1'b0;			and al	a hogin		
O 108	a_int <= '0;			end et	se begin		
O 109	b_int <= '0;			11	(start) begin		
O 110	<pre>mult1 <= '0;</pre>				// VC FORMAL	EXCLUDED) LINES
0 111	mult2 <= '0;				// ain	t <= A:	
0 112	end else begin				// u_in	+ ~- B.	
0 2 113	if (start) beg	in			// 0_11	ι <= D,	
0 115	a_int	<= A;			// mult	1 <= a_1	.nt * b_int;
O 116	b_int	<= B;			// mult	2 <= mul	.t1;
0 117	mult1	<= a_int * b_int;			// resu	lt <= mul	.t2:
0 118	mult2	<= mult1;			// done	3 <- sta	rt & Idone
0 119	result	<= mult2;					
0 120	done3	<= start & idone;			// done	∠ <= dor	ies & !done;
0 122	donel	<= done2 & !done;			// done	1 <= dor	<pre>ie2 & !done;</pre>
0 123	done	<= done1 & !done;			// done	<= dor	el & !done;
124	end			end			
125	end			ond			
126				ena			
127	endmodule : three_cycle	-					
128							



Run Synthesis

> make tinyalu_synthesis

> make tinyalu_synthesis_ex1



Optimizations versus Cell Count

Design	Cells	Combinational Cells	Sequential Cells	Total Cell Area
	CCIIS	Gent		
Original RTL (synthesis)	<mark>520</mark>	439	78	1377
Removed Multiplier Lines RTL (synthesis_ex1)	<mark>127</mark>	115	10	244
Improvement over Original RTL	4.1x	3.8x	7.8x	5.6x





Running Toggle Analysis on the Synthesized Netlist from Synthesis 1 with Assumes

VCF:G	oalList						
	Time 12H	Max Cy	cle -1 <pre><rul><enter match="" name="" value=""></enter></rul></pre>				
						Verificatio	n Targets: ALL
	status 🔺	depth	name	type	engine	toggle_signal	toggle_transition
33	X		tinyalu.toggle_n60_53	toggle	el	n60	1->0



// BEFORE

```
// ND2 U60 ( .A(op[0]), .B(n63), .Z(n60) );
```

// AFTER assign n60 to constant
assign n60 = 1'b1;





// ND2 U60 (.A(op[0]), .B(n63), .Z(n60));

// AFTER assign n60 to constant
assign n60 = 1'b1;

For more details on proof with this example see Paper





Run Synthesis

> make tinyalu_synthesis_ex2



Optimizations versus Cell Count

Design	Cells	Combinational Cells	Sequential Cells	Total Cell Area
Original RTL (synthesis)	<mark>520</mark>	439	78	1377
Removed Multiplier Lines RTL				
(synthesis_ex1)	<mark>127</mark>	115	10	244
Improvement over Original RTL	4.09x	3.82	7.80	5.64
Above with Toggle Removal				
(synthesis_ex2)	<mark>103</mark>	91	10	196
Improvement with Toggle				
Removal	5.05x	4.82	7.80	7.03





Why Line Coverage with RTL?

- Line coverage with RTL is done because it is easy to automate adding comments RTL
- All signals names are still available at with original RTL
 - Easy to write assumes deep in design and at ports





Why Not Line Coverage with Gates?

- Line coverage does not exist in a gate level netlist!
- Gate level netlists do not ensure signal names remain
 - Assumes may no longer be valid or have access to internal signals





Why Toggle with Gates?

- Toggle coverage with Gate Level netlists because it is easy to automate
- Rewriting RTL is complicated
 - Would likely result in unreadable code
 - Imagine how breaking of arrays and reconnecting them in SystemVerilog at the bit level
- Toggle at the gate level can reveal deeper optimizations at the bit level instead of RTL which thinks about full arrays at a time





Usage Warning

- Removing functionality from the DUT with this method means that the design will have undetermined / invalid behavior for certain stimulus
- In our example, we asserted that there will never be a OP_MULT stimulus
- If you send in an OP_MULT the behavior will now be unknown





Assumes to Asserts

- Pushing the assumes to asserts at higher levels of integration to maintain the functionality of the optimized design
- Need to guarantee that the optimized gate netlists will never encounter stimulus that are explicitly forbidden (assumes)





Summary

- This paper describes a method to use allowed stimulus of a DUT to optimize the implementation of the synthesized gate level netlist
- Methodology can be automated because of deliberate decisions
- Quickly create a table for how different features or even stimulus patterns in sequential time can effect the implementation in terms of gates needed to implement





Future Work

- There are other types of code coverage analysis not used in this flow
 - Notably, condition coverage which may yield more optimization possibilities
- Refining the scripting to implement this flow
- Future products





Thank you and Questions

